ASIC Implementation of Multiplexer Based DAA
نویسندگان
چکیده
منابع مشابه
Implementation of Area Efficient Multiplexer Based Cordic
In this paper the efficacy of this approach is studied for the implementation on FPGA. For this study, both non pipelined and 2 level pipelined CORDIC with 8 stages and using two schemes – one using adders in all the stages and another using multiplexers in the second and third stages. A 16 bit CORDIC for generating the sine/cosine functions is implemented using all the four schemes on both Xil...
متن کاملImplementation of Quantum dot Cellular Automata based Multiplexer on FPGA
A novel technology the Quantum dot Cellular Automata (QCA) appears to be an alternate nano scale technology to provide the properties and functionalities of that have made CMOS successful over the past several decades. The experiment is carried out in QCA were demonstrated and realized the fundamental digital blocks. This paper introduce the designing a computationally useful and regular struct...
متن کاملA Masked AES ASIC Implementation ∗
Introduced in 1999, differential power-analysis (DPA) attacks pose a serious threat for cryptographic devices. Several countermeasures have been proposed during the last years. However, none of them leads to implementations that are provably resistant against DPA. A promising class of DPA countermeasures is masking. In this article we discuss implementations of three existing masking schemes fo...
متن کاملOn the Design and Implementation of an Efficient DAA Scheme
Direct Anonymous Attestation (DAA) is an anonymous digital signature scheme that aims to provide both signer authentication and privacy. One of the properties that makes DAA an attractive choice in practice is the split signer role. In short, a principal signer (a Trusted Platform Module (TPM)) signs messages in collaboration with an assistant signer (the Host, a standard computing platform int...
متن کاملAn ASIC Implementation of Fingerprint Thinning Algorithm
This paper proposes an effective fingerprint identification system with hardware block for thinning stage processing of a verification algorithm based on minutiae with 39% occupation of 32-bit RISC microprocessor cycle. Each step of a fingerprint algorithm is analyzed based on FPGA and ARMulator. This paper designs an effective hardware scheme for thinning stage processing using the Verilog-HDL...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
سال: 2014
ISSN: 2320-3765,2278-8875
DOI: 10.15662/ijareeie.2014.0310006